The 2<sup>nd</sup> HiPChips Conference, HPCA-2023 Montreal, Canada



## A Scalable Methodology for Designing Efficient Interconnection Network of Chiplets

**Yinxiao Feng\***, Dong Xiang, Kaisheng Ma Tsinghua University

### Background: Post-Moore Era





Device size approaches physical limits, and technology development slows down

**Transistors** = **Density** × **Area** 



### **Background: Cost Crisis**





The manufacturing (RE) cost increases rapidly

### The non-recurring engineering (NRE) cost also increases rapidly



### Advanced Packaging Technology



- Large size
- High density
- Abundant wiring

## Chiplet Architecture





- Multiple chiplets
  - Break the area limit
  - Better yield
  - Chiplet reuse
  - <u>Scalable</u>

### Scalable Multi-chiplet Systems





Tesla (2021) Dojo 2D-mesh on chip 2D-mesh + Z-plane system

**Flat Topology** 

**Long Diameter** 



Tenstorrent (2021) Wormhole Folded torus on chip 2D-mesh system **Limited Scalability** 

### Challenges

• Scaling Challenge

2D-Mesh	nD-Mesh	Hypercube				
$2(\sqrt{N}-1)$	$n(\sqrt[n]{N}-1)$	log <sub>2</sub> N				

- 2D-Mesh topology (typical NoC)
  - Chiplet number = 64
  - Diameter = 14



- Routing Challenge
  - Cross chiplet deadlock



• Adaptivity (fault tolerance)

Poor network performance and not fully exploiting chiplet architecture!

### Motivations



- Building multiple systems of different scales from identical chiplets
- Chiplet is based on **2D-mesh** (Typical NoC design)
- Scalable (variable topology)
- **Deadlock-free** adaptive routing algorithm
- Efficient

### Network on Chiplet





- 2D-mesh topology
- Typical virtual-channel-based router
- Virtual cut-through (VCT) switching
- Every edge node has an external link

# Minimal changes to the traditional NoC architecture!

### Interface Grouping



- 2D-mesh: radix 4
- Hypercube: radix  $\log_2 N$
- Software-defined interface grouping
  - Variable chiplet radix
- Interleaving
  - Higher bandwidth (muti-channel)
  - Higher utilization



### Interconnection: Hypercube





- Connecting the same dimensions
- Chiplet number  $N = 2^n$ 
  - Clustering into *n* interface group
  - Diameter: *n*
- Not wasting port

### Interconnection: nD-mesh & dragonfly







### **Minus First Routing**



The general idea of designing the MFR algorithm is to find a "minus-first" path for any node pair based on the labels.

### **Routing Details**

#### Algorithm 2 MFR(C,P) AMONG CHIPLETS

#### Input:

current node C,

packet P,

- 1: *Offset* = different dimensions of chiplet coordinates.
- 2: assert( $Offset ! = \emptyset$ )
- 3: B = IF node of dimension  $d_B \in Offset$  that need to transfer first
- 4: if C == B then
- 5: transfer to adjacent chiplet through outward channel
- 6: **else**
- 7: transfer to B based on MFR(C,P) WITHIN CHIPLET
- 8: **end if**

### • Key: Within a chiplet

- Each core can access any interface through a minus path
- Each interface can access any core through a plus path



#### Algorithm 3 MFR(C,P) WITHIN CHIPLET Input: current node *C*, packet *P*,

**Function:** CORE\_TO\_CORE(C,P) transfer based on NEGTIVE\_FIRST\_ROUTING(C,D).

#### **Function:** IF\_TO\_IF(C,P)

transfer along the IF ring, out of the chiplet through the external link if necessary; only one turn from minus to plus channels is allowed

#### **Function:** IF\_TO\_CORE(C,P)

transfer along the IF ring until the label of adjacent core node  $\leq$  destination<sup>1</sup>, then transfer based on CORE\_TO\_CORE(C,P) by only plus channels.

#### **Function:** CORE\_TO\_IF(C,P)

transfer to an IF node by only minus channels, then transfer based on IF\_TO\_IF(C,P).

### Case study: Hypercube

#### Algorithm 4 MFR(C,P) FOR HYPERCUBE

#### Input:

current node C,

packet P;

- 1: *Offset* = different dimensions of chip coordinates. each dimension is associated with an IF.
- 2: while  $Offset ! = \emptyset$  do
- 3: transfer to IF node B ( $d_B = \min\{Offset\}$  with largest label) based on IF\_TO\_IF(C,P) or CORE\_TO\_IF(C,P) by only minus channel
- 4: transfer to adjacent chiplet through outward channel
- 5: end while
- 6: if *P.destination* is IF node then
- 7: transfer based on  $IF\_to\_IF(C, P)$
- 8: else if *P.destination* is core node then
- 9: transfer based on  $IF\_to\_Core(C, P)$
- 10: **end if**

![](_page_14_Picture_15.jpeg)

![](_page_14_Figure_16.jpeg)

 $(0,0,0,0,0) \rightarrow (1,1,1,1,15)$ 

![](_page_15_Picture_1.jpeg)

![](_page_15_Figure_2.jpeg)

16

### Equal Channel Deadlock

![](_page_16_Picture_1.jpeg)

• Difference to the traditional MFR: equal channel

![](_page_16_Figure_3.jpeg)

### Deadlock-Free Proof

![](_page_17_Picture_1.jpeg)

Difference to the traditional MFR: equal channel

**Theorem:** The MFR algorithm with **equal channels** is deadlock-free if the following conditions are met:

- 1. A packet that has passed through the plus channel is prohibited from turning to the minus channel; **(same with traditional MFR)**
- 2. In the equal label groups, virtual channels are used to separate packets entering along the plus-channel (if any) from other packets;
- 3. There is no deadlock in the equal label groups.

![](_page_17_Figure_7.jpeg)

### Discussion

- Hypercube
  - No equal to plus dependency
  - No deadlock in the equal label groups
- Deadlock-Free without extra virtual channel

![](_page_18_Picture_5.jpeg)

- nD-mesh
  - No equal to plus dependency
  - d + direction and d direction messages can lead to deadlocks in the equal label groups
- One extra virtual channel

### Interleaving

![](_page_19_Figure_1.jpeg)

Packet 0 Packet Head							t 1 Packet 2								_		Pa	cke	t 3					
	0	1	2	3	4		0	1	2	3	4		0	1	2	3	4		0	1	2	3	4	
Head Head										Head							Head							
	0	1	2	3	4		0	1	2	3	4		0	1	2	3	4		0	1	2	3	4	Fine-grained Interleaving
Head Head									Head							Head								
	0	1	2	3	4		0	1	2	3	4		0	1	2	3	4		0	1	2	3	4	Coarse-grained Interleaving

![](_page_19_Picture_3.jpeg)

- Fine-grained interleaving
  - High bandwidth utilization
  - Most even traffic
- Coarse-grained interleaving
  - Implement-friendly
  - Reduce power consumption under low network load

### Evaluation

- Cycle-accurate C++ Simulator
  - Typical virtual channel router
  - Virtual cut-through switching
  - 4-stage pipeline
    - Routing
    - VC allocation
    - Switch allocation
    - Transmission
  - Preemptively-scheduled crossbar
  - Credit-based flow control
  - Individually-configured interface

![](_page_20_Picture_12.jpeg)

#### TABLE II Parameters Setup

Parameter	Value
Flit Width	32 bits
Packet Length	32 flits
Input Buffer Size	1024 bits (32 flits) for internal buffers
	2048 bits (64 flits) for interface buffers
Virtual Channel Number	2 channels/port
On-chip Link Bandwidth	128 bits/cycle (4 flits/cycle)
Off-chip Link Bandwidth	64 bits/cycle (2 flits/cycle)
Pipeline	4 stages; 1 cycle/stage
Intra-Chip Link Extra Delay	5 cycle
Simulation Time	6000 cycles (1000 for warming up)

![](_page_21_Figure_0.jpeg)

![](_page_21_Picture_1.jpeg)

![](_page_21_Picture_2.jpeg)

### Exploration on System Scales

![](_page_22_Picture_1.jpeg)

![](_page_22_Picture_2.jpeg)

### Exploration on Chiplet-to-Chiplet Link Configuration

![](_page_23_Picture_1.jpeg)

![](_page_23_Figure_2.jpeg)

![](_page_24_Picture_0.jpeg)

### Exploration on Interleaving

![](_page_24_Figure_2.jpeg)

### Summary

![](_page_25_Picture_1.jpeg)

- A methodology to design efficient and scalable chiplet interconnect networks
  - A software-defined interface grouping method
  - A specification for connecting 2D-mesh-NoC-based chiplets into high-radix networks.
  - A deadlock-free adaptive routing algorithm based on MFR
  - The network interleaving method
  - Evaluated on a chiplet-specific cycle-accurate C++ simulator
  - The evaluation and exploration results demonstrate our approach's high-performance and flexibility.

![](_page_26_Picture_0.jpeg)

The 2<sup>nd</sup> HiPChips Conference at HPCA-2023

# Thank you for listening